DS3: A System-Level Domain-Specific System-on-Chip Simulation Framework

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

System scenarios-based architecture level exploration of SDR application using a network-on-chip simulation framework

Software-defined radio (SDR) terminals are critical to enable concrete and consecutive inter-working between fourth generation wireless access systems or communication modes. Next generation of SDR terminals will have heavy hardware requirements and the switching between the different resource utilization modes will introduce dynamism in respect to timing and size of resource requests. This stu...

متن کامل

High-level Crosstalk Defect Simulation for System-on-Chip Interconnects

For system-on-chips (SoC) using deep submicron (DSM) technologies, interconnects are becoming critical determinants for performance and reliability. Buses and long interconnects are susceptible to crosstalk defects and may lead to functional and timing failure. Hence, testing for crosstalk errors on interconnects and buses in a SoC has become critical. To facilitate development of new crosstalk...

متن کامل

An Interactive System Level Simulation Environment for Systems- on-Chip

This article presents an interactive simulation environment for high level models intended for Design Space Exploration of SystemsOn-Chip. The existing open source development environment TTool supports the MARTE compliant UML profile DIPLODOCUS and enables the designer to create, simulate and formally verify models. The goal is to obtain first performance estimations of the system intended for...

متن کامل

A System-Level Framework for Energy and Performance Estimation of System-on-Chip Architectures

Shifting the design entry point up to the system level is the most important countermeasure adopted to manage the increasing complexity of SoCs. The reason is that decisions taken at this level, early in the design cycle, have the greatest impact on the final design in terms of performance, energy efficiency and silicon area occupation. However, taking decisions at this level is very difficult,...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Computers

سال: 2020

ISSN: 0018-9340,1557-9956,2326-3814

DOI: 10.1109/tc.2020.2986963